Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Post-sim of Memory's Nearest and Furthest Cells

Status
Not open for further replies.

twisters

Newbie
Joined
Jan 16, 2023
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
21
At first, I did transient post-simulation for memory cicuit using finesim and extracting circuit using calibre xrc.
Using this method, I couldn't find out the nearest and furthest cell delay difference.
(Only the total parasitic value of the cell view taken as instance in the test bench was shown in the transient response)

My question are
1. Any of you who also checking on this delay difference? Which extraction and simulation tools are you using?
2. From my current observation, using the calibre xrc only produce net matching and failed for node matching.
While, the using SPF file from StarRC extraction can produce node matching but the matching rate is less than 1%.
Anyone know how to make the nodes matched?
Please refer to the attached image for the warning for unmatched nodes.
 

Attachments

  • Capture.JPG
    Capture.JPG
    90 KB · Views: 72

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top