Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Post route simulatiton error...

Status
Not open for further replies.

lmtg

Member level 3
Joined
Jan 25, 2009
Messages
65
Helped
4
Reputation
8
Reaction score
2
Trophy points
1,288
Activity points
1,686
I get a wierd error upon running post route simulation. The simulation does run but not as should be.

Any ideas what might have caused the error??

Does it affect the simulation or can it be ignored??

Finished circuit initialization process.
at 0 ns(1): Error: */X_DSP48 HOLD Low VIOLATION ON CEA WITH RESPECT TO CLK;
Expected := 0.09 ns; Observed := 0 ns; At : 0 ns
at 0 ns(1): Error: */X_DSP48 HOLD Low VIOLATION ON CEB WITH RESPECT TO CLK;
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top