Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Post Placement optimizations

Status
Not open for further replies.

eeStud

Member level 1
Joined
Feb 17, 2011
Messages
37
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,527
Hi,

I am having some timing violations after IC Compiler finishes placement step.
However, it seems like some of the paths can be fixed by sizing cells (there are HVT cells in data path).

Why does'nt ICC fix these cells by sizing cells?
What post placement optimizations can i do?

Thanks.
 

did you try with ECO command to change the cell and see the timing improvement to confirm your idea?
There are some optimisation also after CTS/hold and routing, did you run the complete flow to check the issue is always present?
analyze the placement to see any constraints on the cell/net... which could not allowed the tool to change/move the cell?
 

Hi,

I am having some timing violations after IC Compiler finishes placement step.
However, it seems like some of the paths can be fixed by sizing cells (there are HVT cells in data path).

Why does'nt ICC fix these cells by sizing cells?
What post placement optimizations can i do?

Thanks.

please increase weight to corresponding group and run psynopt .
Ex: reg2reg path
group_path -name reg2reg -weight 5.0
psynopt
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top