Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Pls. explain clock phase & skew phase

Status
Not open for further replies.

useless_skew

Member level 3
Joined
Nov 19, 2007
Messages
63
Helped
16
Reputation
32
Reaction score
10
Trophy points
1,288
Activity points
1,634
In the magma commands, I came across two switches -clock_phase and -skew_phase. Can anobody explain me abt these two?

Thanks.
 

Lets say there is a clock of 10ns and the skew is
1ns.. so the timig path will be checked for 11ns. In
which 0-10ns will be Clock Phase and the 10-11ns will
be Skew Phase.
 

clock phase - when you define a clock two clock phases are created (one for rising edge and one for falling edge) - clk:R and clk:F.

"A clock phase is the basic element of a clock. Each clock domain created with the
force timing clock command creates two clock phases: one for the rising edge
and one for the falling edge"

skew phase - You put multiple clock phase (eg clk1:R and clk2:F ) in one skew phase.
This is useful for skew balancing different clock phases . All the clock phases in a skew phase will be balanced during CTS.

Hope this clears your doubt
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top