Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

please help me Prime number design ic tester

Status
Not open for further replies.

tantalis

Newbie level 3
Joined
Dec 25, 2010
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,304
can you give me more vhdl prime number examples.because I dont vhdl code created.
my english very bad so sorry :lol:

this code will be follows:

PRIME NUMBER TESTER IC DESIGN

Design an IC which has

8 bit input N
1 bit input START
CLOCK and asynchronous RESET inputs
1 bit READY output
1 bit RESULT output

We assume that the input N is always greater than 2.

IC should start the test when START is TRUE, and when the test is completed READY must be set to TRUE.

If the input number N is PRIME, then the output RESULT must be set to TRUE when the IC completes the test. If the input number N is not PRIME, the output RESULT must be set to FALSE when then IC completes the test.

thank you very much friends
 

Why don't you just make a recursive division with some registers holding the intermediate result ?
 

i dont know but I've never understood this lesson :-x
 

then how do expect to do your lab ecercises?
 

We have only a theoretical course.we dont pratical exercise or lab.therefore i dont understand this vhdl course
 
Last edited:

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top