Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
When you insert additional (double) via, it will change RC values of this net. If you don't want to change timing of the path through this net (for example, it may has negative slack), you should use timing_driven double via insertion - it will skip the timing critical nets for double vias. By default, it will add vias wherever possible (it does not consider RC values).
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
