Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

phase lock loop in software defined radio

Status
Not open for further replies.
K

kami70b

Junior Member level 1
Joined
Aug 30, 2010
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,383
i have a design of frequency hopping transceiver for a software defined radio i have employed FSK modulation scheme. now i want to implement a phase lock loop in it for improving the synchronization while operating it in two different FPGA kits? i need to know how would i detect phase for implementing phase lock loop? what would be the issues in that?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top