Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As indicated by the name "PLL" - this loop reacts upon phase changes of an incoming signal.
For this reason, the linear PLL model (in-lock condition) is a feedback loop, which has a phase information PHI(s) as an input as well as an output.
Consequently, the corresponding transfer function is in the phase domain T(s)= PHIout(s)/PHIin(s)
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.