Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Phase domain operation of PLL

Status
Not open for further replies.

arjun_rp

Newbie level 4
Joined
Sep 8, 2010
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,320
Hello Everyone,

What is phase domain operation of PLL ?

Thanks
 

I think it is the range of angles in which the responce of the pll (phase frequency discriminator) is linear without dead zone.
 

Hello Everyone,
What is phase domain operation of PLL ?
Thanks

As indicated by the name "PLL" - this loop reacts upon phase changes of an incoming signal.
For this reason, the linear PLL model (in-lock condition) is a feedback loop, which has a phase information PHI(s) as an input as well as an output.
Consequently, the corresponding transfer function is in the phase domain T(s)= PHIout(s)/PHIin(s)
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top