Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

PD - CTS implementation

Status
Not open for further replies.

NguyenVanTroi

Newbie
Joined
Oct 2, 2022
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
3
Hi everyone,

Could you please explain about this concept before build clock trees?

• Whether the clock tree converges, either with itself (a convergent clock path, definedclockconvergentconvergent clock path) or with
another clock tree (an overlapping clock path, definedclockoverlappingoverlapping clock path)

Thank you so much
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top