Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Parasitic Capacitor in CMOS Inverter

Status
Not open for further replies.
P

prakhars

Junior Member level 3
Joined
Oct 5, 2012
Messages
26
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,497
Designed one layout of CMOS Inverter in L'edit software. Its extract file showed three Parasitic Capacitors and the last capacitor was between the VSS and 0 (VSS = Drain of NMOS). Wanted to know how to use this capacitor which is between VSS and GND??
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top