Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

OP virtual short problem during postsim in a current balance circuit

Status
Not open for further replies.

allennlowaton

Full Member level 5
Joined
Oct 5, 2009
Messages
247
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,298
Location
Taiwan
Activity points
3,066
hello everyone, I used a two stage OP in every LED branches shown in the figure.

2_1337242986.jpg



From the presim, shown on the second figure, the two input terminal voltages are at*
virtual short.




However, during the post layout simulation shown on the third and the last figure,
they're not on a virtual short.


Why is it like this? How can I make those two inputs be at a virtual short during post-sim?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top