Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Op Amp Problem (Frequency Response)

Status
Not open for further replies.

Solom_1010

Newbie level 6
Joined
Sep 24, 2011
Messages
12
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,353
I've designed cascode telescopic op amp with feedback resistor loop to control on its gain but my problem is that i've a problem in ac response like as in picture can any one help me ?
 

Attachments

  • Screenshot at 2012-05-11 16_15_41.png
    Screenshot at 2012-05-11 16_15_41.png
    59 KB · Views: 125

check if there is a zero in your circuit.
 

It needs better compensation. Can you show the circuit?
 

Without an output stage it is possible that your gain will be very low to use it as a programmable gain array unless you use megaohms of feedback resistors which are quite unreliable. From the diagram I can understand that you are going for a fast opamp. It will be power hungry if you design it with an output stage I believe. To use this as it is you might want to consider switched capacitor equivalent if it works for you.

If you have an output stage then it is possible that in your feedback configuration, the input capacitance plus your load capacitance generates a slower pole than the internal node in your Opamp. So you are losing your phase margin. As a rule of thumb for 60 degrees of phase margin your output stage should have a pole nearly three times faster than your internal node. I'm not sure whether it is stable or at the edge of the stability but considering this diagram it will definitely have a bad settling response. Depending on your application it might be harmful. For example driving a sampled data system like an ADC it is quite destructive. Also when you lower your gain this peak will be worse than before.

Can you please add the transient settling response also?
 

I guess it is the closed loop gain., if it is, then it is quite normal to see peaking near UGB, but it is quite over pronounced in your case. Some frequency compensation would do good
 

Such a peak in the response can be caused by stray capacitance at the inverting input. You can generally compensate for this with a small capacitor across the feedback resistor. You will have to determine the value experimentally as it depends upon the gain the the resistance of the input and feedback resistors. Generally a value in the tens of picofarads region should work.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top