Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Noise reduction and polygon usage?

Status
Not open for further replies.

farhang_760

Newbie level 6
Joined
Mar 8, 2015
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
107
Hi to all,
We want to design a pcb board in which the processor is Atmeg64 and driver two dc motors by two driver chip.
Working voltage is 5.5~36 and current is up to 15 amp.
we design a two layer board in which polygon droped around traces and did not connect to any VCC or GND. is it helping us to reduce noises?
or we should connect this polygon to GND?
which one is better?
thank you...
 

Unconnected is the worse scenario, as to noise reduction be more specific... EMC noise, noise causing signal integrity problems. Adding copper pours may help then again it may not, this will not be a contiguous ground plane just some copper pours.... What ever you do on a two layer design is going to have compromises
Start by looking at Henry Otts site...
Your other problems are copper weight of the base laminate and current capacity, plus size of features to be etched, 0.035 plated up to approx. 0.052 requires a 15mm thick track for the 15A current.....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top