Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Netlist Simulation NCSIM : not getting output

Status
Not open for further replies.

JineshKB

Junior Member level 1
Junior Member level 1
Joined
Dec 7, 2014
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
132
Sir,
I have generated netlist for a 16 bit counter using Encounter RTL compiler.In the synthesis I set the clock as

define_clock -period 3500 -name clk [find / -port clk] and in the timing report generated a have a positive slack

- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk) capture 3500 R
-------------------------------------------------------------
Timing slack : 2501ps
Start-point : temp_reg[0]/CK
End-point : temp_reg[15]/SE

but on netlist simulation my output is just uu
sir what could be the possible reason for this (behavioral simulation is working fine)
 

The post synthesis netlist should ideally not give you any problems.
Can you check whether the clocks and resets are correct?
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top