Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Need a positive feedback circuit design

Status
Not open for further replies.

aaronwlee

Junior Member level 1
Joined
Jun 21, 2008
Messages
19
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,425
positive feedback circuit

Hi all, I need a positive feedback circuit design, the application is like this :

Monitor the voltage of one specified point (this point could be modeled as a capacitor) if the voltage of this point goes beyond a threshold (about 100mV) , the positive feedback circuit turns on, discharges the point with very large current, then the voltage of that point drops until the voltage is below the threshold, the positive feedback circuit turns off. Is it possible to implement this positive feedback circuit with MOS or bipolar process?

Thanks

Aaron
 

Is there really only one common threshold for charging/discharging the capacitor ? Why do you restrict the design already to "positive feedback" circuits ?
 

yes, in fact the specified number of the threshold is 100mV

if there is some circuit more than positive feedback that will be nice

The reson why I mentioned positive feedback is that this kind of circuit would generate very large current in a short time, which would help to discharge
 

The simplest implementation is just a comparator with hysteresis. But the thresholds cannot be equal because you need a separation to make the positive feedback stable.

For example, you could use a comparator with 10mV hysteresis driving an NMOS that would quickly discharge the 100mV to 90mV and shut off.

But there is no positive feedback circuit that will sit at one stable operating point. The best you can do would be a high-gain op amp driving the same NMOS pull-down device. Now, if your voltage is below 100mV the NMOS gate will be pulled low. And as your voltage reaches 100mV the NMOS will be turned on stronger and stronger in order to prevent the value from exceeding 100mV.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top