Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[MOVED]Analog design signoff checklist

Status
Not open for further replies.
Q

qjlsy

Member level 3
Joined
Apr 26, 2004
Messages
63
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
653
Hello, can anybody share me analog design signoff checklist?

For example, in digital design, it will be

1. functional: test regression passing rate; coverage; etc...
2. Timing: STA; postsim; etc...
...

In analog field, in the real tape-out signoff flow, is there any similar checklist?

Thanks,
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top