rocking1234
Member level 1
Hi
In VHDL is there any way to monitor the signal as we do in verilog to watch internal signal rather than looking at the waveform.
Also could any1 suggest for VHDL test bench creator,
I mean I need to write
1 : a VHDL test ench and intialise some test case
2 : monitor the DUT values
3 : compare the DUT value with expected cases
Is it possible to perform all in VHDL Test bench.....?
In VHDL is there any way to monitor the signal as we do in verilog to watch internal signal rather than looking at the waveform.
Also could any1 suggest for VHDL test bench creator,
I mean I need to write
1 : a VHDL test ench and intialise some test case
2 : monitor the DUT values
3 : compare the DUT value with expected cases
Is it possible to perform all in VHDL Test bench.....?