Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Well when I simulate it in the modle sim it shows the right wave forms for the intialization then writing of the letter. But it does not work in the board it self.
There are many causes for this. The #1 cause is an error in your UCF file that determines which IOB is defined to be on which physical pin. Since ModelSim does not use the UCF, these errors will never be caught in simulation.
After pin assignment mistakes, the usual problems are wrong IO type being used which sets the wrong IO thresholds. Also, parts stuck in reset due to either the wrong reset polarity or a missing clock. Finally, if your design has a large # of combinatorial delays, it can fail in the real part but pass in simulation. The reason is functional simulation is unit delay simulation so large combinatorial delays are invisible.
this would be the best option. all ur timing information is included in simulation and u know to get @ what points it is failing. as told u need to check ur IOB clk points as well. try debugging using chipscope.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
