biju4u90
Full Member level 3
While synthesizing an OR1200 SoC in Cadence RTL compiler, I got a worst slack of the order of -1000 ps in reg to reg path. Can I proceed to the PnR stage with this timing value so that I can fix them in PnR stage?? What are the possible methods available to fix this violations or reduce these violations in synthesis stage??