Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Measuring clock feed through Switched capacitor circuit

Status
Not open for further replies.

analogdesigngiga

Newbie level 5
Joined
Jan 19, 2017
Messages
10
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
71
Hi,

Can anybody help me how to measure non idealities in a simple switched capacitor circuit in cadence.

1) measuring clock injection
2) measuring the resistance offered by the switch

Thanks
satya
 

I'd suggest using a FFT (calculator) on the output and
look at the clock frequency and multiples of it. With some
realism as far as load and source parasitics, because your
IC switched capacitor circuit devices are liable to be much
smaller than circuit board or test equipment impose, so
these may dominate the measurement. You probably want
to get from an output clock noise amplitude, to a charge
impulse number (which would be better characterized by
a series V=0 source and an integral of its single pulse current
(which you might do by a cccs, integrator cap and reset
switch depending off that vdc source's current).

Resistance ought to be rather obvious.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top