Max Frequency acheivable using 0.18u technology

[mvvijay78]

Hi,
Is there any maximum frequency limit on designs that can be implemented using 0.18u technology.
Regards
Vicky

 

[Puppet1]

i just saw a distributed amplifier at 35 GHz bandwidth.

 

[Colbhaidh]

Typical 0.18um processes have an invertor delay of about 20-25pSecs.

 

[Aormon]

We have implemented a cpu in .18 process,its clock
rate is 400Mhz.
regards!

 

[qslazio]

i've design a 10GHz Balun RF circuit
the ft of mosfet in 0.18u mixed signal is about 25~35GHz

 

[nitu]

Typical 0.18um processes have an invertor delay of about 20-25pSecs.

Can you elaborate the term invertor delay (what is stage ratio) and typical....

 

[niuniu]

usually a complex pure digital system using synthesis method can reach 200MHz.

 

[diablo1222]

If use standard cell, it can work at 600 Mhz for simply design (tsmc 0.18).

 

[icsrc]

as for dsp core ,100~200MHz for general design

 

[luxboy]

It's design and process depended.
If CMOS process used, cannot reach Giga level.
Good library and layout design could achieve good result

 

[kelvin_sg]

When I was coding an F/N PLL, 250MHz was no big deal if I tweak the code a bit.

 

[liaotao]

i have a mips cpu design at 400Mhz

 

[fletcher]

Each CMOS process has its limit.

In digital design at least you have delay of one inverter that impose a maximum theoretical limit on switching frequency and speed.

In analog, you have the same limit but you can determine it with the fastest possible amplifier. Our master says that a folded cascode amplifier with good layout is the fastest amplifier that can be implemented.

 

[xworld2008]

At .18 a invertor cell which have one input and four output which dely is 20~50 psec, so if the freq is 1G
then from DFF to the next Dff is 1ns, so at the DFF to the next DFF it just can have 20~50 cell. If you can write rtl good , it will work good. But i feel the freq 300~600M is the freq of limit .18.

 

[rahulk_123]

Max Frequency that can be acheived is a function of the way you implement your hardware.

So you should look into the longest combinational path that you have in your design. This will control the max frequency as compared to the process(0.18u)

 

[Puppet1]

was this question for digital logic or analog circuits ?

razavi did 40GHz in 0.18umCMOS while heydari did 35GHz distributed amp as i mentioned

 

[mvvijay78]

Hi,
Can anyone comment if it is a standard that we have to choose from some standard die sizes acvailable from any foundry.
Vicky