Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Magma: Fixing Max Transistion and Capacitance Violations

Status
Not open for further replies.

alchemist1

Junior Member level 3
Joined
Jan 21, 2008
Messages
31
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,490
Hi all,

In Astro we get max transistion and capacitance violations if any in the timing report itself and also options such as gate sizing and buffering can be enabled for fixing it.

In Magma hw do we find out these violations. the timing report gives only the setup and hold values and wat r the methods we can use to fix transistion and capacitance violations. is it same as gate sizing and buffering.

Also if we get zero slack and number of failing end points as 1. wat should be done in magma. I am getting one such situation after detail routing in which there are zero drc,lvs violations and hold slack is met. setup slack is 0 with 1 failing end point.

thankz.................................
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top