Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LTspice capacitance model

Status
Not open for further replies.

yxue

Junior Member level 2
Joined
Nov 10, 2010
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,419
hi guys,
is there anyone familiar with LTspice model file? i wanna create a Level-1 model file for transistor simulation, but i donnot know how to add parasitic capacitance model into transistor, which can be used for frequency response simulation. anyone can help me? please, thank you guys.
 

i add these parameters into my .model file, and than run .op simulation, but it showed that the Cgs, Cgd......are always zero, could you please explain how can make LTspice to calculate these parasitic capacitances?thank you
 

Did you specify Tox ? See the SwitcherCAD III manual p. 136 .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top