Low power design in verilog

[rknmahesh]

Hello, I want to design transistor level design for low power and want to use it in verilog. Is it possible..?

 

[dftrtl]

Yeah It is possible