Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Link to AMBA family: AXI specifications

Status
Not open for further replies.

derif

Newbie level 3
Joined
Jul 13, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,324
Hi Friends,

I am working on AXI protocol. Among several things, a few thing are:

In case of AXI Write Txn, we have an AXI Master and an AXI Slave on other side.
Master writes the address and data on the Write Address line and Write Data on Write Data Channel. How is this Write Channel Mapped to Axi SLAVE?

similarly how is read channel in both AXI Master and Slave mapped?

Thanks
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top