Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

library during gate level simulation (netlsit file after synthesis)

Status
Not open for further replies.
A

alokkmr18

Junior Member level 1
Joined
Dec 28, 2012
Messages
17
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,413
what are the library requires when we go gate level simulation in NCSIM Simulator
 

thanks for ur reply

but i had done my synthesis of hdl design in design compiler (synopsys software) using all these library as u mention ...

my ques is ..what are the library requires after the synthesis , when we go for post synthesis simulation in NCSIM simulator ...
library are automatically created or we have to create for post synthesis simulation ...
 

alokkmr18 said:
thanks for ur reply

but i had done my synthesis of hdl design in design compiler (synopsys software) using all these library as u mention ...

my ques is ..what are the library requires after the synthesis , when we go for post synthesis simulation in NCSIM simulator ...
library are automatically created or we have to create for post synthesis simulation ...
Click to expand...


Need to create physical library like target library which will include cell description
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top