Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LF Simulation in CST-EM (Analog and Digital Grounding)

Status
Not open for further replies.
U

umarsaidh

Newbie level 1
Joined
Nov 27, 2015
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
9
Hi all,

I try to do the simulation of successful grounding of analog and digital signal in CST-EM, as shown in the paper here in figure 10,11 and 12. Because the frequency that I use ranged from 1kHz until 1MHz, I use CST-EM. The problem comes when I have to simulate the source and the load. Can someone help me with this issue?

Thank you in advance
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top