Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

LC (negative gm)VCO amplitude

Status
Not open for further replies.

rjshmadala

Junior Member level 2
Joined
Sep 27, 2005
Messages
21
Helped
13
Reputation
26
Reaction score
11
Trophy points
1,283
Activity points
1,529
negative gm

Hello guys,

i was confusing about the operationg regions of active crcuit used in the implementaion of negative resistance in a LC VCO. can u guys explain operating regions of transistors with respective to amplitude. i mean when they enter in to sat,triode,cut off,and for steady state in which regions they work.

Regards
 

lc vco amplitude

Please take a look at the following tutorial,

**broken link removed**
This tutorial describes the operation of a basic L.C
oscillator as used in RFIC circuits etc. The pertinent
design parameters are given together with their relevant
equations to allow basic ‘hand’ calculations before
simulation is attempted. The initial design consists
of a fixed frequency oscillator that is further
developed into a voltage controlled oscillator (VCO),
by the use of MOS devices configured as varactors.
Finally a worked example is given to highlight the
design steps required and CAD simulations are also
described.

Best regards,
v_c
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top