riti
Member level 1
I have tried building clock tree in icc2.but tool is not able to achieve target latency and skew, also I have one 1 Drc(trans) violation so DRC could not be the reason. From where I should start my debug for this behaviour of tool.