Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes. The one-bit overlap for digital error correction can be applied to two-step ADC like the pipelined.
For a detailed analysis see:
G. N. Angotzi, M. Barbaro, and P. G. A. Gespers, “Modeling, evaluation, and comparison of CRZ and RSD redundant architectures for two-step A/D converters,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 9, pp. 2445–2458, Oct. 2008.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
