Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

IP Testing-DFT

Status
Not open for further replies.
A

ApTuPr

Junior Member level 1
Joined
Nov 7, 2020
Messages
16
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
99
Hello Folks

I hope you guys are doing well. I was performing JTAG/Boundary Scan insertion & wrapping core. This is used for testing any IP. I am a bit confused about the flow of these. Which needs to be performed first whether JTAG -> Boundary Scan -> Wrapper design (or) different step?

Kindly help me out ASAP

Thanks in advance
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top