kcmurphy88
Newbie level 6
- Joined
- Dec 6, 2007
- Messages
- 12
- Helped
- 0
- Reputation
- 0
- Reaction score
- 2
- Trophy points
- 1,283
- Location
- Albuquerque
- Activity points
- 1,369
I'm working on a project that calls for an Intel Arria 10 GX part. All processing will be in an external ARM (This is a port of an older design, which had an external uC).
Unfortunately, I am having trouble getting the GX parts, but the equivalent SX parts are available (higher cost). Since I really don't need or want the internal ARM, can I disable it somehow? Do I have to build in the ARM in a Qsys structure, then disable it, or can I just ignore that it's there and never boot it? Can I run it in a low power mode? It seems that it does not impact the I/Os that the FPGA uses, but Altera manuals can be misleading. Is this true?
Does anyone have experience with this kind of thing in the Altera/Intel SOC line?
Unfortunately, I am having trouble getting the GX parts, but the equivalent SX parts are available (higher cost). Since I really don't need or want the internal ARM, can I disable it somehow? Do I have to build in the ARM in a Qsys structure, then disable it, or can I just ignore that it's there and never boot it? Can I run it in a low power mode? It seems that it does not impact the I/Os that the FPGA uses, but Altera manuals can be misleading. Is this true?
Does anyone have experience with this kind of thing in the Altera/Intel SOC line?