Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Instantiation verilog

Status
Not open for further replies.

sujithchakra

Junior Member level 1
Joined
Apr 30, 2007
Messages
18
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,422
Hi,

I am writing a testbench for a bootup controller which controls a CPU and single port SRAM in verilog. The bootup controller first writes data into SRAM and then triggers Microcontroller to start reading data from SRAM. I have "address_boot" register in bootup controller which gives out the memory address of SRAM to write into and in CPU I have "address_cpu" register which generates memory addresses of SRAM to read from. My question is how do I instatiate these two registers with a single SRAM address register in a testbench? Can anyone please help?

Thanks,
Sujith Chakra
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top