Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Well, you can set the DCM's DUTY_CYCLE_CORRECTION attribute to true.
Refer to Virtex-5's user guide ug190 and search 'duty cycle correction' for more details.
Thanks philoman...
But the duty cycle correction works only for clk1x..i.e. clk0, clk90, clk270...but for clkfx it varies depend on M/D....i do not want to use one more dcm to generate clkfx using the output of first dcm..i want to know the tolerance for M/D values..
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.