bluestatic
Junior Member level 3
A lot of IO design use floating Nwell on the PMOS output transistors. For input IO cell, I guess this is to do with 5V tolerance. But why do we need a floating Nwell in output cells.
Any one got a clear picture on this issue?
Any one got a clear picture on this issue?