Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

[SOLVED] how to work with fixed point data?

Thread starter JKR1
Start date Sep 4, 2015

Status: Not open for further replies.

Sep 10, 2015

#21

T

TrickyDicky

Advanced Member level 7

The path is wherever you put the file
so to compile a file somewhere:

vcom /folder1/folder2/some_vhdl_file.vhd -work some_library

Status: Not open for further replies.

Similar threads

M
[SOLVED] VHDL Based N-point FFT with fixed point package really slow, suggestions or improvements?
- Started by mhmert
- Aug 17, 2023
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
N
Add EMIF IP to VHDL code
- Started by nelky22
- Mar 16, 2024
- Replies: 5
PLD, SPLD, GAL, CPLD, FPGA Design
A
How can I run verilog code with data at a specific time in the past?
- Started by alexis57
- Jan 28, 2024
- Replies: 2
PLD, SPLD, GAL, CPLD, FPGA Design
K
What's the difference between RAM and ROM with a coe files in Xilinx FPGA?
- Started by kevinwang65
- Mar 11, 2024
- Replies: 13
PLD, SPLD, GAL, CPLD, FPGA Design
Error when trying to refer to components generated by "for .. generate" loop VHDL
- Started by FlyingDutch
- Jul 16, 2023
- Replies: 7
PLD, SPLD, GAL, CPLD, FPGA Design

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.

Accept Learn more…

Top