Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to Vernier TDC adjust every stage time differential to achieve 1 TLSB ?

Status
Not open for further replies.
Joined
Feb 9, 2022
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
43
AVvXsEi3LeVGci3Br0Yx_2dKa7AGuQIjxPTisSHHCRE-sfDbDEQ41_F1nGd_YP0bIqZ0H3qoG5jV3WvtXO-WkD9ux9rOiu58cZlfNRnml0pWEG54pego7FklxYN9xS3N29YQ4hv-DIhLTz0GjeW0aCKdKvGguAWI1zEAeOEkmFH93V--IGw2YB_kuthk0JUe=s1106

How do we get td1 - td2 = 2ns? I have no IDEA about how to adjust delay cell
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top