how to use wait statement for memory in verilog

[Mkanimozhi]

verilog wait

hi to every one
here in the below mentioned code i am getting error on wait sout,

sout is my memory , how to use the meory in wait statement in verilog, i am not getting any error in vhdl.tell me the solution soon.

reg [5:0] sout [2:0];

always
begin
wait sout
for (y=1;y<=nby2by3;y=y+1)
temp[y] =sout[y];
end

regards
kanimozhi

 

[aji_vlsi]

wait verilog

hi to every one
here in the below mentioned code i am getting error on wait sout,

sout is my memory , how to use the meory in wait statement in verilog, i am not getting any error in vhdl.tell me the solution soon.

reg [5:0] sout [2:0];

always
begin
wait sout
for (y=1;y<=nby2by3;y=y+1)
temp[y] =sout[y];
end

regards
kanimozhi

Is this for Synthesis or simulation alone? If it sim alone, try:

always @(sout)
begin
 
 for (y=1;y<=nby2by3;y=y+1)
   temp[y] =sout[y];
end

Or even better (if you have SystemVerilog aware tools)

always_comb
begin
 for (y=1;y<=nby2by3;y=y+1)
   temp[y] =sout[y];
end

HTH
Ajeetha, CVC
Next SV course starting in Feb 09 end. See:
https://sv-verif.blogspot.com for details