Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to understand set_output_delay ?

Status
Not open for further replies.

armardu

Member level 1
Joined
Oct 6, 2007
Messages
36
Helped
2
Reputation
4
Reaction score
2
Trophy points
1,288
Activity points
1,477
set_output_delay explain

dear all
i can't understand the pic below:

set_output_delay 1.6 -clock clka -min out1 // min =min_path-hold??
set_output_delay 4.8 -clock clka -max out1 //max=max_path+setup??


plz help me and explain them in detail
thank you in advance
 

Practically one output port had better not have both setup and hold time violation hazard. So both -min, -max options make the situation complex. If there is such port, split it into two ports, one to handle setup, the other to handle hold path.
Mostly set_out_delay is for fixing setup purpose.

NanDigits
www.nandigits.com
Netlist Debug/ECO in GUI mode
 

But I couldnot understood yet because when i practically done it it was different
 

Hi

Just go through Design Complier manual man

u will understand everything

Regards
Mohi
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top