Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to simulate and get PLL cutoff frequency (open/closed) using Cadence

Status
Not open for further replies.

dewel22

Newbie
Joined
Sep 2, 2008
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,316
Hello All!

I am new in PLL design.
Can somebody give me an idea how to setup, simulate and get PLL cutoff frequency (open/closed) using Cadence simulator?

Thank You!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top