Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

how to realize 3-state control,if FPGA are bus master.

Status
Not open for further replies.

ilikebbs

Advanced Member level 4
Joined
Nov 30, 2002
Messages
104
Helped
3
Reputation
6
Reaction score
1
Trophy points
1,298
Activity points
705
xapp246

hi,all
I want to use fpga to read and write flash
fpga are data bus master,how to realize 3-state control?
Could you give me an example?
thanks.
 

hi,

U don't say what language u are using. My example is in VHDL. I hope it helps u.

flashIO<=flash_data when write_en='1' else (others=>'z');

flashIO is an input/output dataport to the flash. When the signal write_en='1' the flash_data appears at the output. during write_en='0' flash_IO is tristate and the flash can put its data on the bus. Reading from the flashIO port is possible all the time.

U have to add your control signal like CS, OE ... etc.
 

I understand.
Do you have example for fpga read and write flash?
thanks
 

Sorry, I don't have a sample for flash devices. U can search examples for aync. SRAM devices they hava a simliar interface.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top