Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to measure capacitance without letting the voltage become larger than 0V?

Status
Not open for further replies.

demodb

Member level 4
Joined
Oct 4, 2005
Messages
69
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Activity points
1,844
Hi guys, anyone has any idea how to measure a capacitance without letting the voltage over the capacitance becomes larger than 0V. Needs to know the parasitic capacitance on a port which can not become larger than 0V (design constraint).
 

measure capacitance

Hi

No larger than 0V means that the voltage can be negative? or no voltage at all?

Sal
 

Re: measure capacitance

yes, it means the voltage on the pin needs to be within -30V and 0V.
 

Re: measure capacitance

You will use a small-signal sine-wave generator of a fixed peak-to-peak voltage and a specified frequency. Then, you will measure the current flowing through the capacitor, which is also a sinusoidal in waveform. And, you will calculate C using the equation i = jwc * v, where j means a phase shift of pi / 2.
 

Re: measure capacitance

thx, i thought of that last night. I apply that sine wave with a negative DC voltage.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top