How to make screen without color and image if no pen points it in VHDL for a VmodTFT?

[mmrong]

Hi,

I am a newcomer but i need help to update an existed VHDL code below with 3 colors on the screen to a screen without color and image if no pen points it for a VmodTFT of XIlinx:

----------------------------------------------------------------------------------

---

Code VHDL - [expand]
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
--use IEEE.unsigned.ALL;
 
-- Uncomment the following library declaration if using
-- arithmetic functions with Signed or Unsigned values
--use IEEE.NUMERIC_STD.ALL;
 
library digilent;
use digilent.video.ALL;
 
-- Uncomment the following library declaration if instantiating
-- any Xilinx primitives in this code.
library UNISIM;
use UNISIM.VComponents.all;
 
entity TFTCtl is
   Port (
        CLK_I : in STD_LOGIC;
        CLK_180_I : in STD_LOGIC;
        RST_I : in STD_LOGIC;
        
        X_I: in integer;
        Y_I: in integer;
        Z_I: in STD_LOGIC_VECTOR (11 downto 0);
        WE_I : in std_logic;
        WR_CLK : in std_logic;
        
        R_O : out  STD_LOGIC_VECTOR (7 downto 0);
        G_O : out  STD_LOGIC_VECTOR (7 downto 0);
        B_O : out  STD_LOGIC_VECTOR (7 downto 0);
        DE_O : out  STD_LOGIC;
        CLK_O : out  STD_LOGIC;
        DISP_O : out  STD_LOGIC;
        BKLT_O : out  STD_LOGIC; --PWM backlight control
        VDDEN_O : out STD_LOGIC;
        
        MSEL_I : in STD_LOGIC_VECTOR(3 downto 0) -- Mode selection
    );
end TFTCtl;
 
architecture Behavioral of TFTCtl is
    constant CLOCKFREQ : natural := 9; --MHZ
    constant TPOWERUP : natural := 1; --ms
    constant TPOWERDOWN : natural := 1; --ms
    constant TLEDWARMUP : natural := 200; --ms
    constant TLEDCOOLDOWN : natural := 200; --ms
    constant TLEDWARMUP_CYCLES : natural := natural(CLOCKFREQ*TLEDWARMUP*1000);
    constant TLEDCOOLDOWN_CYCLES : natural := natural(CLOCKFREQ*TLEDCOOLDOWN*1000);
    constant TPOWERUP_CYCLES : natural := natural(CLOCKFREQ*TPOWERUP*1000);
    constant TPOWERDOWN_CYCLES : natural := natural(CLOCKFREQ*TPOWERDOWN*1000); 
 
    signal waitCnt : natural range 0 to TLEDCOOLDOWN_CYCLES := 0;
    signal waitCntEn : std_logic;
 
   type state_type is (stOff, stPowerUp, stLEDWarmup, stLEDCooldown, stPowerDown, stOn); 
   signal state, nstate : state_type := stPowerDown;
 
    signal cntDyn: integer range 0 to 2**28-1;
    signal VtcHCnt: integer;
    signal VtcVCnt: integer;
    signal VtcRst, VtcVde, VtcHs, VtcVs : STD_LOGIC;
    signal int_Bklt, int_De, clkStop : std_logic := '0';
    signal int_R, int_G, int_B : std_logic_vector(7 downto 0);
    
    signal reg_X, reg_Y : natural;
    signal reg_WE : std_logic;
 
    --video ROM data and address bus
    constant FB_COLOR_DEPTH : natural := 2;
 
    signal vram_data, reg_wrdata: std_logic_vector (FB_COLOR_DEPTH-1 downto 0);
    signal vram_addr, vram_wraddr : INTEGER range 0 to H_480_272p_AV*V_480_272p_AV-1;
    type vramt is array (0 to H_480_272p_AV*V_480_272p_AV-1) of 
        std_logic_vector (FB_COLOR_DEPTH-1 downto 0);
    signal vram : vramt := (others => (others => '0'));
    signal vram_we : std_logic;
    attribute RAM_STYLE : string;
    attribute RAM_STYLE of vram: signal is "BLOCK";
begin
 
----------------------------------------------------------------------------------
-- Video Timing Controller
-- Generates horizontal and vertical sync and video data enable signals.
----------------------------------------------------------------------------------
    Inst_VideoTimingCtl: entity digilent.VideoTimingCtl PORT MAP (
        PCLK_I => CLK_I,
        RSEL_I => R480_272P, --VmodTFT Resolution only
        RST_I => VtcRst,
        VDE_O => VtcVde,
        HS_O => VtcHs,
        VS_O => VtcVs,
        HCNT_O => VtcHCnt,
        VCNT_O => VtcVCnt
    );
    VtcRst <= '0';
    
----------------------------------------------------------------------------------
-- VRAM address counter
----------------------------------------------------------------------------------
process (CLK_I)
begin
    if Rising_Edge(CLK_I) then
        --delay DE to account for VRAM registered output delay
        int_De <= VtcVde;
        
        if (VtcRst = '1') then
            vram_addr <= 0;
        else
            if (VtcVde = '1') then
                if (vram_addr = H_480_272p_AV*V_480_272p_AV-1) then
                    vram_addr <= 0;
                else
                    vram_addr <= vram_addr + 1;
                end if;
            end if;
        end if;
    end if;
end process;
 
process (WR_CLK)
begin
   if Rising_Edge(WR_CLK) then
        if (X_I >= 0 and X_I < H_480_272p_AV and
             Y_I >= 0 and Y_I < V_480_272p_AV) then
            vram_we <=  WE_I;
        else
            vram_we <= '0';
        end if;
        vram_wraddr <= (Y_I)*H_480_272p_AV + X_I;
        --color intensity based on touch pressure
        if (Z_I < x"200") then
            reg_wrdata <= "11";
        elsif (Z_I < x"300") then
            reg_wrdata <= "10";
        else
            reg_wrdata <= "01";
        end if;
   end if;
end process;
 
----------------------------------------------------------------------------------
-- VRAM registered output
----------------------------------------------------------------------------------
process (CLK_I)
begin
    if Rising_Edge(CLK_I) then
        vram_data <= vram(vram_addr);
    end if;
end process;
 
process (WR_CLK)
begin
   if Rising_Edge(WR_CLK) then
      if (vram_we = '1') then
            vram(vram_wraddr) <= reg_wrdata;
        end if;
   end if;
end process;
 
----------------------------------------------------------------------------------
-- Screen divided into Red, Green and Blue-only thirds
----------------------------------------------------------------------------------
int_R <= vram_data & "000000" when VtcHCnt < H_480_272p_AV/3 else
                (others => '0');
int_G <= vram_data & "000000" when VtcHCnt >= H_480_272p_AV/3 and VtcHCnt < H_480_272p_AV*2/3 else
                (others => '0');
int_B <= vram_data & "000000" when VtcHCnt >= H_480_272p_AV*2/3 else
                (others => '0');
 
----------------------------------------------------------------------------------
-- Backlight intensity control
----------------------------------------------------------------------------------  
    Inst_PWM: entity digilent.PWM 
    generic map (
        C_CLK_I_FREQUENCY => 9, -- in MHZ
        C_PWM_FREQUENCY => 25000, -- in Hz
        C_PWM_RESOLUTION => 3
    )
    PORT MAP(
        CLK_I => CLK_I,
        RST_I => '0',
        PWM_O => int_Bklt,
        DUTY_FACTOR_I => MSEL_I(2 downto 0)
    );
 
----------------------------------------------------------------------------------
-- LCD Power Sequence
----------------------------------------------------------------------------------  
--LCD & backlight power 
VDDEN_O <= '0' when state = stOff or state = stPowerDown else
                '1';
--Display On/Off signal
DISP_O <=   '0' when state = stOff or state = stPowerUp or state = stPowerDown else
                '1';
--Interface signals
DE_O <= '0' when state = stOff or state = stPowerUp or state = stPowerDown else
                int_De;
R_O <= (others => '0') when state = stOff or state = stPowerUp or state = stPowerDown else
                int_R;
G_O <= (others => '0') when state = stOff or state = stPowerUp or state = stPowerDown else
                int_G;
B_O <= (others => '0') when state = stOff or state = stPowerUp or state = stPowerDown else
                int_B;
--Clock signal
clkStop <=  '1' when state = stOff or state = stPowerUp or state = stPowerDown else
                '0';
--Backlight adjust/enable
BKLT_O <=   int_Bklt when state = stOn else
                '0';
--Wait States
waitCntEn <= '1' when (state = stPowerUp or state = stLEDWarmup or state = stLEDCooldown or state = stPowerDown) and (state = nstate) else
                    '0';
                    
   SYNC_PROC: process (CLK_I)
   begin
      if (CLK_I'event and CLK_I = '1') then
         state <= nstate;
      end if;
   end process;             
 
   NEXT_STATE_DECODE: process (state, waitCnt, MSEL_I)
   begin
      nstate <= state;
      case (state) is
         when stOff =>
            if (MSEL_I(3) = '1' and RST_I = '0') then
               nstate <= stPowerUp;
            end if;
            when stPowerUp => --turn power on first
                if (waitCnt = TPOWERUP_CYCLES) then
               nstate <= stLEDWarmup;
            end if;
         when stLEDWarmup => --turn on interface signals
            if (waitCnt = TLEDWARMUP_CYCLES) then
               nstate <= stOn;
            end if;
         when stOn => --turn on backlight too
                if (MSEL_I(3) = '0' or RST_I = '1') then
                    nstate <= stLEDCooldown;
                end if;
            when stLEDCooldown =>
            if (waitCnt = TLEDCOOLDOWN_CYCLES) then
               nstate <= stPowerDown;
            end if;
            when stPowerDown => --turn off power last
                if (waitCnt = TPOWERDOWN_CYCLES) then
                    nstate <= stOff;
                end if;
      end case;      
   end process;
----------------------------------------------------------------------------------
-- Wait Counter
----------------------------------------------------------------------------------  
    process(CLK_I)
    begin
        if Rising_Edge(CLK_I) then
            if waitCntEn = '0' then
                waitCnt <= 0;
            else
                waitCnt <= waitCnt + 1;
            end if;
        end if;
    end process;
 
----------------------------------------------------------------------------------
-- Clock Forwarding done right
----------------------------------------------------------------------------------
    Inst_ODDR2_MCLK_FORWARD : ODDR2
   generic map(
      DDR_ALIGNMENT => "NONE", -- Sets output alignment to "NONE", "C0", "C1" 
      INIT => '0', -- Sets initial state of the Q output to '0' or '1'
      SRTYPE => "SYNC") -- Specifies "SYNC" or "ASYNC" set/reset
   port map (
      Q => CLK_O, -- 1-bit output data
      C0 => CLK_I, -- 1-bit clock input
      C1 => CLK_180_I, -- 1-bit clock input
      CE => '1',  -- 1-bit clock enable input
      D0 => '1',   -- 1-bit data input (associated with C0)
      D1 => '0',   -- 1-bit data input (associated with C1)
      R => clkStop, -- 1-bit clock reset
      S => '0'     -- 1-bit set input
   );   
end Behavioral;

---

thanks for help!

mmrong

 

[TrickyDicky]

Have you got a testbench? have you even tried to do the mods yourself?

 

[mmrong]

no testbench for this mod, i thought a way to make that myself, mix 3 color together to make no color showed, but so far my top has problem so that i can`t see if it works... this is a lab had to be finished by self.... i just want some idea to deal with. thanks

 

[mmrong]

Hi,
i hope you see my last answer as well... i mean, i could not get any testbench for it, i tried the mod but so far the top has problem so that i can`t try my test, my idea is to mix 3 colors together to get no color or as white color, i just want to get some idea to my project, a lab project has to be finished in person individually.
some advice?

 

[TrickyDicky]

my advice would be to build a testbench. Then you can simulate it to check the changes easily (you can also debug all signals in the design)

 

[mmrong]

Thank you TrickyDicky :thumbsup:, I would try a testbench if i get some time... hopefully it could be finished on time, it must be handled and finished til next Thursday lol.