Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Usually MOS transistors in triode region are used for switches. Depending on the configuration, either an NMOS or a PMOS or a combination of both is used.
The length of the MOS is kept minimum to reduce parasitic capacitances. Depending on the application, the Width is adjusted.
Important things to be kept in mind is that the switch has finite on resistance, and this resistance varies in the DAC chain as all switches dont see the same drain and source voltages. This may cause DNL errors.
Also the leakage current has to be kept in mind.
Usually MOS transistors in triode region are used for switches. Depending on the configuration, either an NMOS or a PMOS or a combination of both is used.
The length of the MOS is kept minimum to reduce parasitic capacitances. Depending on the application, the Width is adjusted.
Important things to be kept in mind is that the switch has finite on resistance, and this resistance varies in the DAC chain as all switches dont see the same drain and source voltages. This may cause DNL errors.
Also the leakage current has to be kept in mind.
I dont have any schematic with me. I can tell you how it looks. Replace the ideal switch in your schematic by the MOS. For NMOS the drain is the top, source is bottom connected to current source, gate is connected to VDD.For PMOS source is top, drain is bottom, gate is connected to ground. Well is preferably connected to source to avoid body effect.
(Actually doesnt matter which is top,which is bottom since MOS is a symmetrical device with respect to source and drain)
If you are using a pass gate, i.e combination of NMOS and PMOS, connect them in parallel, NMOS source shorted to PMOS drain at the bottom and PMOS source shorted to NMOS drain at the top. Gate of NMOS to VDD and gate of PMOS to ground.
You cant offhand say use a transmission gate because you have twice the parasitic capacitance on the node when compared to a single MOS. If the signal is a high swing we can go for a transmission gate. So need to know the application before deciding on the switch.
L is usually Lmin to minimize parasitics but again leakage is highest at min length. Need to keep that in mind.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
