Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to handle gated clocks during synthesis and PnR?

Status
Not open for further replies.

Alexxk

Junior Member level 3
Junior Member level 3
Joined
Jan 31, 2018
Messages
25
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
297
Hello fellow chipdesigners :)
I am a PhD Student working at a circuit design department that normaly only does analog stuff. I learned all the digital workflow stuff myself with free resources online and till now everything has worked. You can imagine though that a lot of know-how is missing. Now I want to add a gated clock to digital design. I have a clock coming from off-chip, and a shift reigster that I load with the enable information for 100 processing blocks. The indivudual clocks are simply AND combined from this enable signals (they can be assumed as static so to say, they will only be canged when the clock is not running).
My question now is: do I have to change my workflow? Does genus and innovus recognize that this is a gated clock and will still do the clock tree synthesis? because the clock signal I constrain with SDC constraints is actually only going to the 100 and-gates....

I put the design true genus and it doesnt see any gated clocks. Report_clock shows that my input clock still goes to the same number of register as before I introduced the clock gating code.

Thank you fot your help!
 

this is not a simple gated clock, there is a complex condition for it. you have to tell genus/innovus about it using SDC
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top