Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
usually following signal comes in critical category..
Clock, High speed signal, small rise-time signal, A/D-D/A signals, OR-wired signal, AND-wired signal, Data and Address lines.
we cannot find critical signal...
we have to calculate the follwing paremeter to see the critical path of PCB.
strenght, fanout, noise and ground plane
If you have datapath with a lot of multipliers/adders, they are critical path. Synthesis time report is always the best way to find out critical paths.
Once you have prime time tming violation file ready, I recommend you to use GOF to parse the file with corresponding netlist. It can have summary and the detail critical path shown on a schematic.
No critical path is not between two registers in the module but it is when the timing is not met between an input nd output of a particular module. Please do confirm it. It is with respect to the clock when it violates timing(setup and hold time) and is offcourse the longest path
In Design complier there is an option for highlighting critical path, expect the same will be present in other tools also. Not sure bcos i havent worked
still blur .... i'm doing design for adder multiplier ... so when it become complex ... i donno which of my branch is the longest path .. i need to know coz wanna use logical effort to resize it for minimum delay
Added after 1 minutes:
i ' m using tanner v11.. any help to find it using this tool ?
In my experence , you must first decide which path is a FALSE path , the synthesis and TA tools just do things you told to . If any false path was not specified , tools will spend much more time to optimize or analysis the false path and leave the REAL critical path aside . AFter you told tools where is the false path , tools will do very well in critical path optimization .
It is the longest path between two flops. We calculate the frequency of operation by measing the delay between two flops. So the longest delay between two flops in a circuits is the critical path as it supports the Setup time for the flops
I think the critical path is the longest timing path when your design have timing violations, and you can use synthesis tools to find it, for example, DC, PhyC, PT.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.