Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Well if u can generate a schematic from the layout and then perform LVS .. never it will show any errors .. so the following are the steps
1) you make the layouts using candence vituso ..
2) you have to make a schematic view.
wen u start the icfb .. u can either make a new layout r new schematci .. wen u opne a new layout the tool bar will show varios metal layers ... subtrate and poly .. but wen u open a scgematic u have the options of chossing the gates r trasistors ..
so please follow soem tutorials where it shows from a small inverter ...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.