drewnity
Newbie level 1
Hi!! I'm currently working on my project "FPGA based signal generator for digital communications". Not too sure how to get a frequency divided by 3 output. Is there any idea? I'm using block diagram to design my FPGA.
Any suggestions?
Thanks
Any suggestions?
Thanks