Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to design a D flip-flop with set and reset based on TSPC

Status
Not open for further replies.
shaq

shaq

Full Member level 5
Joined
Jul 23, 2005
Messages
311
Helped
14
Reputation
28
Reaction score
4
Trophy points
1,298
Activity points
3,397
Dear all,

I only know how to design a D flip-flop based on TSPC, but don't know how to design it with set and reset functions.

How to do that?
 

Re: How to design a D flip-flop with set and reset based on

Hi,
It needs 3 input NAND gates in the output S-R flip-flop to gived the preset functions. See this page 4 of this url for a logic diagram.

**broken link removed**

Bob.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top