Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to design a bandgap with much lower power consumption?

Status
Not open for further replies.

baniliu

Junior Member level 1
Joined
Jan 11, 2007
Messages
19
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,373
for example, totally below 2uA.
did you guys have any reference material about it? thanks so much!
 

Re: How to design a bandgap with much lower power consumptio

Dear baniliu:

Reference it.


mpig
 

Re: How to design a bandgap with much lower power consumptio

Dear baniliu:

Reference it.


mpig
 

Dear mpig09:

Thank you so much for your reply!

I am designning an ultra low power consumption bandgap in RTC LDO in cell phone.

The second paper seems so attractive but so sorry, i do not know the Gemany, do you have that paper with English.
 

Re: How to design a bandgap with much lower power consumptio

Dear baniliu:

So sorry I don't have.


mpig
 

you need add resistor between opamp input(both + and -) and gnd.
 

Dear paladinzlp,

thank you for response!
could you explain more about it or any reference?
 

Have any ideal for less than 1uA Bandgap design?
 

Dear mark_nctu,
could you explain more about what you dealed with?
The LDO in cellphone~?
regards
 

Dear 122013137,

It will be better if you have any idea about below 1uA bandgap design.

for LDO in cellphone

Regards,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top